Abstract
Introduction
Recent advancement of medium and high voltage power system applications like Static Var Compensator (SVC), FACTS devices, HVDC transmission systems necessitates the presence of Multilevel Inverter [1] . Multilevel inverter technology is based on the synthesis of a voltage waveform from several DC voltage levels. Various multilevel converters structures are reported in the literature, amongst them cascaded multilevel inverter appears to be superior to other multilevel inverter topologies in its application at high power rating due to the compact size, modularized circuit layout , control and reduced potential of electrical shock [3] .
The growing demands of the industrial drives of high voltage needs the use of increasing level of Multilevel level inverter whose size is bulky due to the individual DC source and large number of switching units, causing increased switching losses and harmonics .To meet a quality output across the load, it is very essential to reduce the DC sources, switching units as well as the harmonics [4] .
PWM techniques are used to reduce the THD, order of the harmonics in the output voltage [4] . As several soft switching techniques are avail, the SPWM technique is used for its capability of reducing even the lower order harmonics which is the main counterpart in the power quality domain [5] .
In recent years, industry has demanded for high power equipments, which today reaches to megawatts. Hence, medium and high voltage ac drive systems have been considered widely. Today, due to limitation of semiconductor devices to operate in high current and voltage ratings, it is difficult to connect a semiconductor switch directly to medium voltage networks of (2.3 -6.9 kV) [11] . 
Multilevel Inverter

A. Topologies of Multilevel Inverters
As the Multilevel inverters have tremendous interest in the power industry. They present a new set of features that are well suited for their use in reactive power compensation. They consist of a series of power semiconductor devices and capacitors, which generate voltages with stepped waveforms in the output. Nowadays the use of multilevel approach is believed to be promising alternative in such a very high power conversion processing system. The advantages of this multilevel approach include good power quality, better electromagnetic compatibility (EMC), low switching losses, and high voltage handling capability. From the above table 1 it is clear that the Cascaded Multilevel inverter requires very less number of components than any other multilevel inverter topologies. So CMLI is preferred for several power system applications even it has large number of switches for its higher levels.
B. Cascaded Multilevel Inverter
A Cascaded multilevel inverter consists of a series of H-bridge inverter units as shown in figure 1 . The general function of MLI is to synthesize a desired voltage from several separate DC sources, which may be obtained from batteries, fuel cells, solar cells. Each SDCS is connected to an H-bridge inverter. 
Sinusoidal Pulse width Modulation
Instead of, maintaining the width of all pulses of same as in case of multiple pulse width modulation, the width of each pulse is varied in proportion to the amplitude of a sine wave evaluated at the centre of the same pulse. 
From the equation (2) & (3) the number of voltage levels and maximum output voltage for the proposed module can be calculated. Asymmetrical:
for n = odd V0max = (2n-1) ×Vdc (4) where, n is the number of bridges. N step is the output voltage levels. V 0max is the maximum output voltage. Among these two topologies of inverter the asymmetrical is preferred for its fewer requirements of switches and DC sources from the equation (2), (3), (4) . n is the number of bridges. N is the number of voltage levels. Among these three methods [3] , in the table 2 the first method is preferred because of its reduced switches, low voltage drop and the flexibility to operate in both symmetrical and asymmetrical MLI.
Method Preferred to Supress the Harmonic Level
Harmonic elimination technique is a method to get rid of harmonics by judicious selection of the firing angles of the inverter which is calculated by using either Newton Raphson Method or Gauss Siedel Method of Iterative Optimization. The harmonics elimination technique eliminates the need of expensive low pass filters which is being used in the system to reduce the higher order harmonics [4] . The harmonic elimination is computed from the Fourier Analysis of the produced voltage.
From equation (5) 
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The modulation index is 1, since the voltage that has been used in these calculations is in per unit (p.u) from the nonlinear equations (6) firing angles for various harmonic levels will be calculated.
By solving the equation (6) using Newton Raphson Method, the switching angles for a 5-level and 9-level cascaded H-bridge multilevel inverters were calculated.
By triggering the switches at the above cited delay angles, the harmonics of the load voltages are much reduced. The table 3 shows the appropriate time at which the MOSFETs to be switched ON and OFF. Here the switches T 1 , T 3 , T 5 connected across the positive supply which conducts only during the positive half cycle whereas switches T 2 , T 4 , T 6 conducts during negative half cycle. The switches in a common leg T 7 to T 10 will conduct in both the positive and negative half cycles. Figure 9 . FFT Analysis Figure 9 is the FFT analysis with the reduction of harmonics by the harmonic reducing angles. The Total Harmonics Distortion of seven level without SPWM is 8.86%.
Results and Discussion
A. Simulink Model for Proposed Nine Level CMLI with SPWM
Output Voltage Waveforms
THD Analysis
Comparitive Study of Proposed CMLI and Conventional Model
A. Physical structure DC Source
The number of DC source is directly proportional to the number of auxiliary bridges used in the proposed CLMI. SEVEN LEVEL: Two DC sources are used instead of three as in conventional CMLI. NINE LEVEL: Three DC sources are used instead of four as in conventional CMLI. Table 4 shows the reduction switches in the proposed model of CMLI than in the conventional model. Table 5 shows the percentage of THD values of various voltage levels in which with PWM the THD values are reduced while comparing with non-PWM values of THD. In the proposed model each level is increased by increasing two switches of each bridge instead of four switchs. The voltage across the main and auxiliary bridge is in the ratio of 1:no of bridges(N).The separate DC source neccesity is overcomed by the new proposed model which favours the use of CMLI in high power drive applications.
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B. Comparision of THD
Conclusion
The new topology of cascade multilevel inverter with reduced switches and DC sources have been proposed for nine level of output voltage. The benefit of this model includes the reduction of cost of converter station and DC source. The Harmonic levels are further reduced by using the soft switching techniques. The THD for various levels and the physical structure of the conventional versus proposed CMLI is analyzed and compared using MATLAB 8.0 Simulink environment. Thus this proposed work overcomes the disadvantages of conventional cascaded multilevel inverter. 
Future Scope
For the advent of medium and high power system applications, the proposed CMLI is modeled with some power system components such as STATCOM, PD and PID controllers the switching losses and the harmonics are eliminated. It also used to control the AC and DC motor drives, HVDC transmission systems.
Future Work
The proposed model is further developed for higher levels and the THD values can be reduced by using some special switching techniques like Fuzzy Logic Theory, PI & PID Controllers, Space Vector Modulation etc.
